

IST8101
ASIC for
Residual current sensor
Datasheet

rev 1.04

Table of Contents

1. GENERAL DESCRIPTION 4

2. BLOCK DIAGRAM, PACKAGE DIMENSIONS AND APPLICATION CIRCUITS 5

 2.1 Block Diagram 5

 2.2 Package and Pin Description 5

 2.3 Application Circuit 8

 2.4 Recommended Reflow Profile 9

3. ELECTRICAL SPECIFICATIONS 11

 3.1 Absolute Maximum Ratings 11

 3.2 Recommended Operating Conditions 11

 3.3 Electrical Specifications 11

4. FUNCTIONAL DESCRIPTION 15

 4.1 Fault detection 15

 4.1.1 DC and AC Current Alarms for IEC62752 15

 4.1.2 Alarms for UL2231 17

 4.1.3 Over-current Detection of the Magnetic Sensor 17

 4.2 Self-test Function 18

 4.3 Power-on Sequence 20

 4.4 The Dynamic Offset Correction (DOC) 21

5. DIGITAL INTERFACE, REGISTER AND MEMORY 21

 5.1 I²C Interface 21

 5.1.1 Slave Address 21

 5.1.2 I²C Read Operation 22

 5.1.3 I²C Write Operation 22

6. ORDERING INFORMATION 23

 6.1 Package Information 23

7. LEGAL DISCLAIMER 25

 7.1 Limited Warranty and Liability 25

 7.2 Right to Make Change 25

Revision History

Rev.	Date	Content of Changes
1.00	August 1, 2023	Initial release
1.02	Feb. 26, 2024	Remove quartz crystal from the application circuits
1.03	Nov. 7, 2024	<ol style="list-style-type: none"> 1. Modify Applications: Add EV cable application and modify green energy inverter systems 2. Add standard compliance: IEC62955:2018 – Hardware delay is needed 3. Correct grammar of contents and text format 4. Add descriptions for properties that are dependent on the magnetic core
1.04	Dec. 16, 2025	<ol style="list-style-type: none"> 1. Modify format of Table of Contents 2. Modify application circuit 3. Add recommended reflow profile section 4. Add/Modify Electrical Specifications: DAC gain, voltage reference, output current and output voltage of alarm pins, self test, chip clock, temperature sensor, and noise 5. Add power-on sequence and remove power-up rise time 6. Add the Dynamic Offset Correction section

1. General Description

IST8101 is an ASIC chip to control and process the signal from magnetic current sensors. It enables the contact-free measurement of both the AC and DC current with high accuracy within the full operating temperature. With an intelligent switching design, IST8101 reduces the electrical offset and offset drift to an extremely low level.

IST8101 integrates multiple functions in one chip, which includes: multi-vibrator with duty cycle detection, digital-to-analog converter, fault detection, feedback and self-test circuits. It provides the analog output signal which is proportional to the primary current, the alarm flags and self-test functions compliance with both IEC 62752 and UL2231, overcurrent detection and reference output. IST8101 has embedded E-fuse memory to store the sensor parameters and chip configurations. IST8101 can also drive a feedback coil to achieve wide measurement range. I²C interface for digital output and communication is also available for various configurations' setting.

Features

- Drive and sensing the inductive magnetic sensor.
- Measure both the AC and DC current with high accuracy
- Intelligent switching design to utilize extremely low electrical offset.
- Analog and I²C digital output
- Alarm flags and self-test compliance with IEC 62752, IEC 62955 (hardware delay needed) and UL2231
- Single 5V supply
- Compact form factor, 4 x 4 x 0.9mm³, 32-pin QFN package

Applications

Residual current measurement in EV charge cable
Current sensing in green energy inverter systems
Leakage current measurement
System power consumption

Standard compliance

IEC 62752:2016
IEC62955:2018 –Hardware delay is needed
UL2231-2: 2nd Ed
AEC-Q100

2. Block Diagram, Package Dimensions and Application Circuits

2.1 Block Diagram




Figure 1. IST8101 Block diagram

2.2 Package and Pin Description

IST8101 utilizes a thermally enhanced QFN package with a built-in thermal pad, as depicted in Figure 2(a). The die is mounted on this thermal pad to enhance thermal conductivity, which is also connected to the GND pad. The exposed thermal pad on the bottom of package must be soldered onto the PCB and ground, as shown in Figure 2(b) layout recommendation. For optimal performance, place capacitor C1 as close as possible to pin 17 and pin 18, as they are regulator inputs. Similarly, position capacitor C7 nearest to pin 12 and pin 13, capacitor C8 closest to pin 14 and pin 15, and capacitor C6 closest to pin 16.




Figure 2(a) IST8101 package

Unit: mm




Figure 2(b). Layout recommendation

D=digital, A= analog, PWR= power, I= input, O=output, NC=no connection

Pin No.	Name	I/O Type	Description
1	VD5A	PWR	Input power
2	TC1	AI	Test coil connection
3	TC2	AI	Test coil connection
4	OUT	AO	DAC output
5	TESTA	DI	Enable selection of Test coil (internal pull down, 100KOhm)
6	VD5A	PWR	Input power
7	GNDA	PWR	VS_A, analog ground
8	REF_OUT	AO	2.25V output
9	NC		
10	NC		
11	TST	AO	Analog test pin
12	VD_O	PWR	2.5V LDO input for OSC circuit
13	VD_D	PWR	2.5V LDO output for digital circuit
14	VIN	PWR	4.5V LDO input
15	VD_A	PWR	4.5V LDO output for analog circuit
16	VD_H	PWR	4.5V LDO output for H-bridge
17	VD5A	PWR	Input power
18	VD5A	PWR	Input power
19	PWM	DO	Signal output

20	GNDA	PWR	VS_A, analog ground
21	EC2	AI	Sensor coil connection
22	EC1	AI	Sensor coil connection
23	NC		
24	NC		
25	NC		
26	HRESET	DI	Hardware reset; reserve for testing
27	OC	DO	Overcurrent alarm, active low
28	AC30mA	DO	AC 30mA alarm, active low (IEC62752) CCID20 alarm, active low (UL2231)
29	DC6mA	DO	DC 6mA alarm, active low (IEC62752) CCID5 alarm, active low (UL2231)
30	SDA	DIO	I ² C data, internal pull up resistor=74kOhm
31	SCL	DIO	I ² C clock, internal pull up resistor=74kOhm
32	GNDD	PWR	VS_D, digital ground

2.3 Application Circuit

IST8101 offers open-loop operation, which involves directly measuring the magnetic field generated by the primary current. The output signal is obtained from the OUT pin (Pin 4).




Figure 3. Application circuits for the open-loop operation.

C1, C4, C5 and C6 are decoupling capacitors that need to be closely connected to the chip pins.

2.4 Recommended Reflow Profile

Based on the IPC/JEDEC joint industry standard, J-STD-020D-01, the following table is the temperature profile for moisture sensitivity characterization that is recommended.

Profile Feature	SnPb Eutectic Assembly	Pb-Free Assembly
Average ramp-up rate (T _{smax} to T _p)	3 °C/s maximum	3 °C/s maximum
Preheat/Soak		
Temperature minimum (T _{smin})	100 °C	150 °C
Temperature maximum (T _{smax})	150 °C	200 °C
Time	60 s to 120 s	60 s to 180 s
Liquidous temperature (T _L)	183 °C	217 °C
Time (t _L) maintained above T _L	60 s to 150 s	60 s to 150 s
Peak/classification temperature (T _p)	235 °C	260 °C
Number of allowed reflow cycles	3	3
Time within 5 °C of actual peak temperature	10 s to 30 s	20 s to 40 s
Ramp-down rate	6 °C/s max.	6 °C/s max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.
* Pb-free assembly using SnAg3.8Cu0.7 (SAC) solder		
* Tolerance for peak temperature (T _p): Defined as supplier minimum and user maximum		




Figure 4. Suggested reflowing profile

Important Notice: This document does not contain express or implied representations or warranties by iSentek. The information provided, including test results and assessments, is for illustrative purposes only. Customers should validate suitability through their own testing and modifications before implementation.

3. Electrical Specifications

3.1 Absolute Maximum Ratings

Parameter	Symbol	Limits	Unit
Supply Voltage	VDD	-0.3 to 6.0	V
Storage temperature	Ts	-40 to 150	°C
Electrostatic Discharge Voltage Human-body model (HBM)	VESD_HBM	±2000	V
Electrostatic Discharge Voltage Charged-device model (CDM)	VESD_CDM	-800 to 800	V

If the device is used in conditions exceeding these limits, it may cause permanent damage.

3.2 Recommended Operating Conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit
Operating Temperature	TA	-40		125	°C
Power Supply Voltage	VDD	4.75	5	5.25	V

3.3 Electrical Specifications

Operating conditions: TA=+25°C; VDD=5V;

Parameter	Symbol	Conditions	Min.	Typ.	Max	Unit
Output	V _{OUT}		0	2.25	4.5	V
DAC gain*1	Gain		-8		8	V/V
DAC gain step				0.015625		V/V
Current consumption of ASIC		No including coil		3.5	4	mA
Current consumption*2	Ic	ASIC+Coil, Rs=2050hm N=185		8.5	10	mA
Sensitivity of Duty cycle ratio*2	Sen_D	Rs=2050hm Coil turn N=185	0.011	0.015	0.019	%/mA

Sensitivity drift $\Delta S/S$ over the temperature*3		No coil, No Temperature compensation, -40 ~ 125°C		545	950	ppm/K	
Measurement range*2	mA	Rs=2050hm N=185	1		300	mA	
Fault detection							
Fault detection of primary current (DC)	DC6mA	Alarm threshold of DC current, compliance with IEC62752:2016	3.5	4.75	6	mA	
Fault detection of primary current (AC)	AC30mA	Alarm threshold of AC current (rms), compliance with IEC62752:2016	15	22.5	30	mA (rms)	
DC Fault response time*1	DC6mA	6mA<DC<60mA		<1000		ms	
		60mA<DC<300mA		<250			
		DC>300mA		<10			
AC Fault response time*1	AC30mA	30mA<AC<60mA(rms)		<250		ms	
		60mA<AC<300mA(rms)		<100			
		AC>300mA		<10			
Fault detection of primary current	CCID5	Alarm threshold of CCID 5, compliance with UL2231	AC (60 Hz)	4	5	6	mA (rms)
			DC only		30		mA
Fault detection of primary current	CCID20	Alarm threshold of CCID 20, compliance with UL2231	AC (60 Hz)	15	17.5	20	mA (rms)
			DC only		40×1.414		mA
Fault output voltage		High level	4			V	

		Low level			0.4	
Fault output current					10	mA
Voltage reference						
Output voltage	Vref_out		2.22	2.25	2.28	V
Output current					20	mA
Temperature drift					150	ppm/K
Load regulation				0.25	0.4	mV/mA
Self test						
Sink current to the self test coil	UL2231	CCID5, AC5mA (rms)	1000	1100	1222	uA
		CCID20, AC20mA (rms)	4000	4400	4890	uA
	IEC62752	DC6mA	1200	1320	1470	uA
		AC30mA (rms)	6000	6600	7340	uA
Leakage current		Test = 0			1	uA
Temperature drift of ST current		-40~125°C			800	ppm/K
Input voltage of Test		High level	2.5		VDD	V
		Low level	0		0.6	V
Drive current of Test					50	uA
Chip clock						
Oscillator frequency	f _{osc}	for chip operation	20	80	120	MHz
Temperature drift of Oscillator frequency		-40~125°C		547	900	ppm/K
Chip temperature sensor						
Temperature sensor sensitivity	TS	for internal usage	4.6	5	5.4	Count/K
Noise, TA=-40~105 °C						
VREF noise	VN	10Hz		11.6	23	uV/√Hz

		1KHz		0.8	1.6	uV/√Hz
Temperature sensor noise	TN	No average	1.5	2	3	Count
H-Bridge noise	HN			0.0010	0.0020	%
Oscillator jitter	OJ	80MHz		1.9	3	ns(rms)
Duty cycle noise ^{*2}	DCN	Rs=1040hm, No average Sen=5.5count/mA Sen= 0.18mA/count		0.36	0.72	mA (rms)
		Rs=2050hm, No average Sen=9.5count/mA Sen= 0.105mA/count		0.2	0.4	mA (rms)
<p>Note.</p> <p>*1: The gain ratio of DAC circuit, with unit of V/V.</p> <p>*2: The parameters are dependent on the magnetic core.</p> <p>*3: The sensitivity drift includes the resistor (Rs), the chopper switches and the H-bridge switches.</p>						

4. Functional description

With a single 5V power supply and connecting to the magnetic sensor via EC1 and EC2 pins, IST8101 drives the magnetic sensor with a multi-vibrator circuit and generates the output signal proportional to the primary current. IST8101 provides the fault alarms when the primary current is over the thresholds defined by IEC 62752:2016, UL2231-2: 2nd Ed, or IEC 62955: 2018 (with properly designed hardware delay and register setting).

4.1 Fault detection

The fault detection circuit processes the count signal to the AC and DC signal separately and compares with the thresholds. The alarm flags (DC6mA, AC30mA, OC) are pulled low when these signals become larger than the threshold settings, respectively. The alarm pins of DC6mA and AC30mA are configured by the option of IEC62752, UL2231 and hybrid mode as the table below.

Alarm options for IEC62752, UL2231 and Hybrid mode

Pin Name	IEC62752	UL2231	Hybrid
DC6mA	DC6mA	CCID5	DC6mA
AC30mA	AC30mA	CCID20	CCID20

User can change the alarm default option. When 0x37[6] is 0, if the residual current is below the DC6mA/AC30mA, the output on pin DC6mA/AC30mA is a high level. When 0x37[6] is 1, if the residual current is below the DC6mA/AC30mA, the output on pin DC6mA/AC30mA is a low level.

4.1.1 DC and AC Current Alarms for IEC62752

When the DC current value is over 6mA, the alarm flag of DC6mA turns to the low level (active low) with the response time respectively, as the table below and Figure 5. During the range of $3\text{mA} < \text{DC} < 6\text{mA}$, the alarm status of DC6mA is uncertain (low or high) due to the measurement tolerance within the full operation range.

Input signal	Output Pin	Output Status	Response time	Description
DC < 3mA	DC6mA	High		Not Fault alarm
6mA < DC < 60mA	DC6mA	Low	< 1000ms	Fault alarm
60mA < DC < 300mA	DC6mA	Low	< 250ms	Fault alarm
DC > 300mA	DC6mA	Low	< 10ms	Fault alarm

Note: The alarm setting and response time are compliance with IEC 62752:2016.




Figure 5. The alarm status of DC6mA and response time.

When the AC current becomes larger than 30mA, the alarm flag of AC30mA turns to low level (active low). The response time for different ranges of AC current is described as the table below and Figure 6. The uncertain status of AC30mA flag is 15mA < AC < 30mA.

Input signal	Output Pin	Output Status	Response time	Description
AC < 15mA (rms)	AC30mA	High		Not Fault alarm
30mA < AC < 60mA (rms)	AC30mA	Low	< 250ms	Fault alarm
60mA < AC < 300mA (rms)	AC30mA	Low	< 100ms	Fault alarm
AC > 300mA (rms)	AC30mA	Low	< 10ms	Fault alarm




Figure 6. The alarm status of AC30mA current and response time.

4.1.2 Alarms for UL2231

According to UL2231, when the primary current reaches or exceeds the threshold as described in Figure 7, IST8101 informs the charging circuit interrupting device (CCID) within the defined time. 2 alarms are designated as Type CCID5 and CCID20, where CCID is the composite AC & DC current in mA peak.

Alarm thresholds of CCID for AC or DC only

Type of Primary current	CCID5	CCID20
AC (60Hz) only	5±1mA (rms)	15 to 20mA (rms)
DC only	30mA	40 × 1.414 mA




Figure 7. Alarm threshold for Type CCID5 and CCID20 (UL2231).

4.1.3 Over-current Detection of the Magnetic Sensor

When the primary current is larger than 200mA (DC) or 300mA (AC, rms), it is overloading and the OC pin (pin27) is pulled to low level (active low) as an alarm flag. The overloading is also active when the oscillation frequency of the H-bridge is larger than a certain threshold or lower than 200Hz.

Input signal	Output Pin	Output Status	Description
DC > 200mA or AC > 300mA (rms)	OC	Low	Fault alarm

Oscillation frequency > threshold	OC	Low	Fault alarm
Oscillation frequency < 200Hz	OC	Low	Fault alarm

The frequency threshold can be set up through the register as below.

Register setting			Frequency threshold
Bit 2	Bit 1	Bit 0	
0	0	0	OFF
0	0	1	500Hz
0	1	0	1kHz
0	1	1	2kHz
1	0	0	5kHz
1	0	1	10kHz
1	1	0	20kHz
1	1	1	50kHz

4.2 Self-test Function

A self-test function is designed in IST8101 to detect whether the sensor operates as the requirements or fails. When the self-test function is enabled by the Test pin and connects the TC1 and TC2 pin with a test coil, IST8101 generates a driving current to the test coil which produces a magnetic field. This magnetic field emulates the existence of a primary current. There are 3 modes for the self-test as IEC, UL and Hybrid mode. Figure 8 shows the 3 modes when the 0x37[6] is 0. The self-test is triggered at the falling edge of an external pulse signal with a duration $T_{in} > 120\mu s$. The testing time of t_1 and t_2 are both 0.8s, and the AC frequency is 60Hz. If the sensing output is within the expected range, it indicates that the sensor operates properly and the self-test is passed.




Figure 8. Self-test function, when 0x37[6] is 0

Variation range of t1, t2, t3, t4 and Tin

Parameter	Min	Typ	Max
t1	0.696s	0.80s	0.904s
t2	0.696s	0.80s	0.904s
t3*1	0.22s	0.26s	0.3s
t4*1	0.84s	1s	1.16s
Tin	120us		-

The t1 and t2 have a 13% variation, which includes the clock drift at temperature (8%) and the clock tuning variation (5%).

*1 t3 and t4 are magnetic core dependent.

4.3 Power-on Sequence

The power sequence is the sequence in which the power is applied. When POR circuit detects the rise (tr) of VD5A voltage. It resets internal circuit after 52ms delay. It also initializes the e-fuse after 20ms when register resets. The real delay time is not very accurate because the oscillator frequency is not set before e-fuse load.




Figure 9. Power on sequence

4.4 The Dynamic Offset Correction (DOC)

The dynamic offset correction can eliminate the residue magnetic of coil when self-test enables.




Figure 10. DOC sequence

5. Digital Interface, Register and Memory

5.1 I²C Interface

The interface of IST8101 follows the standard I²C definition guidelines with some additional protocol definitions. IST8101 supports standard speed (100kHz) and fast speed (400kHz). The pull-up resistors of 3.3kohm for both SDA and SCL lines should be used.




Figure 11. I²C Operation

5.1.1 Slave Address

MSB

LSB

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	0	0	1	1	0	0	R/W

IST8101 uses 7-bit slave address as 0CH. If user uses 8-bit address; the slave address is 18H.

5.1.2 I²C Read Operation

Single Byte Read:

SA	Slave Address + RW	ACK	Reg Address	ACK	SP	Slave Address + RW	ACK	DATA	NA	ST
----	--------------------	-----	-------------	-----	----	--------------------	-----	------	----	----

ACK: Acknowledge, NA: Not Acknowledge, SA: START Condition, SP: Repeat Start Condition, ST: STOP Condition
 ■: Slave to Master □: Master to Slave

Multiple Byte Read:

SA	Slave Address + RW	ACK	Reg Address	ACK	SP	Slave Address + RW	ACK	DATA	ACK	DATA	NA	ST
----	--------------------	-----	-------------	-----	----	--------------------	-----	------	-----	------	----	----

ACK: Acknowledge, NA: Not Acknowledge, SA: START Condition, SP: Repeat Start Condition, ST: STOP Condition
 ■: Slave to Master □: Master to Slave

5.1.3 I²C Write Operation

Single Byte Write:

SA	Slave Address + RW	ACK	Reg Address	ACK	DATA	ACK	ST
----	--------------------	-----	-------------	-----	------	-----	----


ACK: Acknowledge, NA: Not Acknowledge, SA: START Condition, SP: Repeat Start Condition, ST: STOP Condition
 ■: Slave to Master □: Master to Slave

Multiple Byte Write:


SA	Slave Address + RW	ACK	Reg Address	ACK	DATA	ACK	DATA	NA	ST
----	--------------------	-----	-------------	-----	------	-----	------	----	----

ACK: Acknowledge, NA: Not Acknowledge, SA: START Condition, SP: Repeat Start Condition, ST: STOP Condition
 ■: Slave to Master □: Master to Slave

6. Ordering Information

Order Number	Package Type	Packaging	
IST8101	QFN-32 pin	Tape and Reel: 3k pieces per reel	 <p>8101: Product Code Y: Last number of the year WW: week number (Week of January 1 is week "01")</p>

6.1 Package Information




Using 13" 4Hub Reel- [No7" reel for such carrier width]


Max MPQ: 3K/per reel under leader-400mm/trailer-160mm Pin1

Orientation: Based on EIA-481 will follow as upper-right


< Fig : Carrier Drawing >



< Fig : Pin1 Orientation >



Using 13" 4Hub Reel – [No 7" reel for such carrier width]
 Reel Width – 12mm



7. Legal Disclaimer

7.1 Limited Warranty and Liability

iSentek Inc. warrants the information stated in this datasheet. The specification is believed to be precise and reliable. However, any representations or warranties are not provided by iSentek Inc. in regard to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In the event that iSentek Inc. shall not be liable for any incidental, indirect, punitive, resulting damages (including but not limited e.g. profits loss, business interrupt, further expenses related to removal, replacement or rework of any products).

iSentek's products are not suitable for life-critical or safety-critical applications. iSentek assumes no liability for any use of iSentek's products in such applications. Customer shall indemnify and hold iSentek free and harmless from and against any and all liabilities and losses.

7.2 Right to Make Change

iSentek reserves the right to make changes to content in this datasheet including, without limitation, specifications and descriptions at any time and without notice. This document replaces all information supplied prior.